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Abstract
As embedded devices have been greatly developed in recent decades, the embedded systems
are not concentrate to some dedicated purpose any longer. More and more general purpose OS
appears on these devices and help user to do more complex works than ever before.
For such reason, various complicated applications are developed on embedded systems. How-
ever, this trend accelerated more power consumption and slowed down the whole system perfor-
mance. Besides the evolution of hardware, the system developers also need to nd a way to solve
these problems.
The Scratch-Pad Memory is a kind of on-chip memory exists in CPU cores in some architec-
tures. It has high access speed from CPU, and also low power consumption, so how to use this
memory becomes a hot topic in recent years. Many related researches have used SPM to do such
a work: put some frequently used data into SPM statically or dynamically for heavy computing
work, use SPM to solve cache memory problems, or design a smart allocator in OS kernel for SPM
allocation. As a result, the OS kernel or compiler will try their best to use SPM memory for better
performance.
In this paper, we propose a user-oriented way of using Scratch-pad memory for speeding
up the performance of user processes in general purpose OS. In this research, a SPM library is
implemented to provide some memory allocation and releasing APIs for user to use. Similar to
dynamic memory allocation in C, user can allocate a piece of memory in SPM and determine
which data shall be put in for faster computing. Dierent from the related works, this research
provides another way of using SPM. The evaluation result shows our system improved the system
performance by 6% - 13%.
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Chapter 1
Introduction
In this chapter, we will introduce the background of our research briey. Then the goal of our research and
organization of this thesis.
1.1 Background
Embedded devices have been greatly developed in recent decades. Compared with super computers, server
machines and personal computers, embedded systems can be easily found everywhere in our daily lives, for
example, smart phone, tablet, car navigator, various portable devices, home appliances, etc. Embedded
systems not only changed our lifestyles, the way of communication with each other, but also speeded up
Information Technology (IT) Industry evolution.
As hardware performance improving, applications on embedded systems are becoming more complex for
various purpose, not just single task any longer. So simple operating system (OS) will not be proper to
these devices. More sophisticated OS needs to be made for better resource management and scheduling. On
smart phones, for example, general purpose OS (GPOS) like Android are now very popular in most smart
phone makers. Users can install any Android applications on their phones for various purposes.
Because of such developing trend, new problems and challenges come out that device makers and applica-
tion developers have to face to. Generally speaking, there are two main problems that eects the embedded
system performance and user experience dramatically. One is the whole system performance, especially the
execution speed of every process, how to upgrade hardware, how the OS schedules the hardware resources
and balances the interactive processes and batch processes. 1 Another is the battery lifetime. As the battery
capacity meets bottleneck, how the OS lows power consumption also became a big problem to be solved.
These problems have been researched for years and many methods have been proposed. If these problems
can be perfectly solved, an evolution will occur again on embedded systems by which our daily lives will be
greatly enriched.
In some embedded system architectures, there are some on-chip memories called Scratch-Pad Memory
(SPM)2 on processors. This kind of memory have small size but high access speed and low power consump-
tion, which is proved by many researches. Dierent from cache memory, SPM can be used by software like
OS kernel or even user processes. This gives us a new way to solve these problems. For example, we can put
heavy computing code segment and data into SPM, because most tasks are performed in SPM, so program
performance will get better, and will consume less power than using main memory. Many researchers have
proposed SPM-related researches and got good results on solving such two problems. In this thesis, we will
propose another way to use SPM, and explain how our works will speed up the whole system.
1Interactive process means the process needs high priority to response to user with rarely heavy computing, while batch
process means the process runs background for computing tasks and has no necessary to communicate with user
2We will also use SPM instead for short in the following chapters
1
1.1.1 Scratch-Pad Memory
Many papers give the denition of Scratch-Pad Memory in dierent ways, but still we can give a general
one: it is a kind of special high-speed memory circuit used to hold small items of data for rapid retrieval,
also known as Scratch-Pad RAM or local store.
The SPM is rst appeared in Cyrix 6x86 architecture, which is a 32-bit x86 microprocessor designed
by Cyrix and manufactured by IBM and SGS-Thomson in1996. It is also famous for its only x86 design,
integrating a 256-byte Level 0 Scratch-Pad Memory. [3]
The SPMs are also integrated in many products. For example, Sega game console, PS1 R3000, PS2
Emotion Engine, Nvidia 8800 GPU, etc. They are usually used for multimedia, game console, digital data
processing for their high access speed and software-controlled convenience.
Many papers states that the SPM is mainly compiler-oriented or compiler-controlled, and data will be
put into SPM statically or dynamically by code analyzing and compiling. They are mostly suited for storing
temporary results that wouldn't need to be committing to the main memory. Because of its small size, how
to allocate SPM memory resource to processes or OS kernel would be the main point of the research. [10],
[15], [16].
1.1.2 Scratch-Pad Memory in SuperH architecture
SuperH architecture is developed by Hitachi in early 1990s as a 32-bit RISC (Reduced Instruction Set Com-
puter) instruction set architecture. Now the SuperH cores and architectures are with Renesas Technology,
mainly used as micro-controllers and micro-processors for embedded systems. SH-4a in a new kind of cpu
modules developed recently, used for high performance like multi-media terminals and video game consoles.
[1]
In our research, the development platform is called RP1, which includes four SH-4a cores, and have three
kinds of on-chip memory on each core: OL memory, IL memory, U memory. An physical address of on-chip
memory can be accessed from each core, while an virtual address can be accessed only from the local core.
We choose U memory as the experiment target for its larger size than the other two. [6]
1.1.3 Scratch-Pad Memory in x86
Scratch-Pad Memory mainly appears in embedded systems, but rarely on PCs, servers, and other architec-
tures. Especially in x86, except Cyrix 6x86 introduced above, no other modules equips SPM. Usually SPM
costs much money and need large space on the CPU chips, it is not easy to improve the size and performance
of SPM as other hardware. On the other hand, embedded systems are used for some determined purpose,
so it is not necessary to change the hardware so frequently. As a result, the SPM in embedded system will
works better in embedded systems than that in x86 architecture.
1.2 Goal of This Thesis
As introduced above, how to using SPM will be the main issue in this thesis. The goal in this thesis will be
the following three points.
1. A new memory management design will be proposed to explain how the Scratch-Pad Memory is managed
by Linux operating system. By using a SPM supported library, every process can use SPM in their
own way as a part of main memory to speed up its performance.
2. Comparing to related researches, we will give an explanation on why our approach would be ecient and
easy to use.
3. Evaluate the whole system performance and analyze the experiment results to show how we solve the
problems by using SPM.
2
1.3 Content of This Thesis
This thesis is organized by the following chapters:
Chapter 2 states some related researches which also use Scratch-Pad Memory to speed up process perfor-
mance or solve some cache problems. After that, we will explain the advantages and disadvantages between
our method and theirs.
Chapter 3 introduces the technology background and some basic concepts that we will use to implement
the SPM library.
Chapter 4 shows the overview and basic design of our SPM library, including the architecture of the
whole system, modications of Linux kernel and other modules.
Chapter 5 describes the implementation details of SPM library.
Chapter 6 gives the evaluation on some experiments, including some Scratch-Pad Memory performance
testing, single process performance testing (with and without SPM library), whole system performance test.
Chapter 7 gives some explanations to the evaluation results.
Chapter 8 points out the future work of this research and some suggestions.
Chapter 9 gives conclusions based on the whole research.
3
Chapter 2
Related research
In this Chapter, we will introduce some researches about typical use of SPM.
2.1 Ecient Utilization of Scratch-Pad Memory
Usually SPM has similar access speed to cache memory, but cache memory subjects to compulsory, capacity,
and conict misses. Especially the cache conict misses problem may occur easily when some array data is
not proper placed in a loop, e.g. the Histogram Evaluation code in image processing. So in [15], a technique
that minimize the execution time is proposed by partitioning the scalar and array variables into o-chip
DRAM and on-chip SRAM, and an alternative way for overcoming some cache conict misses problems. By
partitioning the data into SPM and DRAM, some analysis of the arrays in DRAM will be done, then put
them into SPM when the data in SPM is processed, the conict misses may be reduced by 30% - 33%. As
a result, the SPM is considered as a expansion of cache memory to solve problems.
2.2 SPM Allocation
Because of the small size of SPM, many researches are trying to eciently use them by proper allocation
algorithm and partitioning algorithm, but modern dynamic memory management techniques are too heavy-
weight for SPM. In paper [13], a light-weight memory management algorithm is proposed. They represents
memory both as xed-sized blocks and variable-sized regions within these blocks, and codes memory state
in bitmap structures and exploiting the layout of adjacent regions to dispense with boundary tags for split
and coalesce operations. It works eciently for small size of memory. The similar allocation work is also
introduced in [10], [11], [12], [14].
2.3 Compiler-directed use of SPM
Most of utility of SPM are compiler-directed, which means that how to use the SPM will determined
by compiler. In paper [18], they presents a highly predictable, low overhead and yet dynamic, memory
allocation strategy for embedded systems with scratch-pad memory. The earlier works of compiler-directed
SPM are static allocation, which has drawbacks compared to dynamic allocation. So they proposed a
dynamic allocation method for global and stack data that for the rst time, accounts for changing program
requirements at runtime. It has extremely low overheads, and yields 100% predictable memory access times.
The data that is to be accessed frequently is copied into the SRAM using compiler-inserted code at xed and
infrequent points in the program. Compared to a static allocation, their results show runtime reductions
ranging from 11% to 38%, averaging 31.2%, using no additional hardware support. With hardware support,
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the runtime reductions increase to 33.4% and 34.2% respectively. The similar works are also intruded in
[16], [17].
2.4 Shared SPM
In paper [19], the authors presented a compiler strategy to optimize data accesses, especially an optimization
algorithm that targets the reduction of extra o-chip memory accesses caused by inter-processor commu-
nication. This is achieved by increasing the application-wide reuse of data that resides in the scratch-pad
memories of processors. The experiment results on 4 array-intensive image processing application indicate
that exploiting inter-processor data sharing can reduce the energy-delay product by 33.8%, and 24.3% on a
four-processor embedded system.
2.5 Dierence of our research
Firstly, the related work showed that using SPM memory can avoid some problems happen. It also can
speed up the performance of process and OS kernel. Moreover, some experiments showed us the the system
consumes less power by using SPM. But we can see that the SPM are almost controlled by OS kernel, which
is not allowed to use by user process directly. In our research, we will use these advantages to build another
system. But dierent from these researches, we will propose a user-oriented way of managing SPM to speed
up the system performance and lower the power consumption. Similarly to the dynamic memory allocation
in standard C library, user can request a piece of SPM memory from OS kernel and put their data into it.
If the SPM space is not ecient, user can swap in/out of the data manually, or just use the main memory
as normal. The advantage of our research is that the data in SPM will more exible, user can put any data
they want into SPM, no special compiler or proling tools are necessary. The SPM allocation algorithm
is simple, it just allocates memory in page unit. Linux allocate physical pages only when it is necessary,
which is also called On Demand Paging. We also use this mechanism, mapping virtual address and physical
address together. Because each process owns its SPM pages, so SPM will not be shared.
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Chapter 3
Technology Background
As introduced in Chapter 1 and Chapter 2, we proposed a new way to use SPM for speeding up application
performance and the whole system performance. In this Chapter, we will introduce the basic knowledge of
our approach in Linux on SuperH architecture.
3.1 SH-4A address space and MMU
3.1.1 Address space
Every OS need to manage the whole system resources gracefully, especially the CPU time and memory space
allocated to each process. Main memory may have dierent size, dierent access speed and even dierent
addressing way on dierent machines or dierent architectures. So the OS need to nd a general way to
discover and manipulate all the memories.
In SuperH architecture, bus width is 29bit, so the cpu can only address 229 (512MB) memory directly.
But it is not sucient for most of machine, and also, it is hard to manage various processes space. To solve
this problem, SH-4A expanded its address up to 4GB (32bit) as virtual address. 0 2GB can be accessed in
user mode, so it is assigned for user space processes, while 0GB 4GB can be accessed for privileged mode,
so 2GB 4GB for the OS kernel to use. From 2GB 4GB, space is divided into 4 areas (each is 512MB), data
in each area can be or can not be cached by the physical cache memory, some areas are used for particular
works in purpose like memory mapped registers. For example, OS kernel should initialize cache memory in
area 2 where the data will not be cached. The whole address space is described in gure 3.1.
In most OS, the memory is divided into Pages to allocate. A page is a piece of memory in xed size,
usually 4KB, and a process can get some pages allocated by OS when it request a piece of memory. In
modern OS, there are two kinds of addresses, virtual address1 and physical address. A process can only
access virtual address that have already allocated to it, and the kernel will nd the corresponding physical
address on memory by address mapping technology.In order to protect the whole system (kernel do not allow
a process access any contents that does not belong to it), and also, maximize the utility of all memory, kernel
maps the virtual address and physical address by translating tables. In a standard UNIX OS kernel, a 32-bit
long address is divided into at least three parts: PGD (Page Global Directory), PTE (Page Table Entry),
Oset. A typical address will be divided as table 3.1.
Usually, there is only one PGD exists in an OS kernel, which is a 4KB size table, contains 210 (1024)
pointers to each PTE tables. the most signicant 10 bits of a 32-bit address will point to the location of an
entry in PGD, which pointing the next related PTE table. Similar to PGD, a PTE is also a 4KB size table,
contents 210 (1024) pointers to each page table. The intermediate 10 bits can be used to determine which
PTE is being looked for. If we nd an PTE, the related page table will be found. By adding the remain
1Also called linear address in OS kernel
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Figure 3.1: Address space in Super H architecture
Directory The most signicant 10 bits
Table The intermediate 10 bits
Oset The least signicant 12 bits
Table 3.1: Three elds of an typical 32-bits address
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Figure 3.2: Translation between virtual address and physical address
12 bits to the page table address, then the exact physical address appears which is mapped to the virtual
address. The gure 3.2 will show us how to nd the physical address from an virtual address as described
above. In recent OS architectures, the address has been expanded to 64bits, so two other tables: PUD (Page
Upper Directory), PMD (Page Middle Directory) also have been added in address mapping architecture. In
SuperH Linux, although PUD and PMD exists, they are all blanks for it is not necessary to use them.
Because the least signicant bits of a page table address are always zero (the size of a page table is 4KB)
in a PTE entry, so these bits are use to record some ags of the related page, for example, whether this page
is readable, writable, or is this page mapped to an le, etc. There is also another concept called Segment
which also used for address mapping in some architectures (x86), but in our research, Segment is not used
so we will not introduce it in this thesis.
To speed up the translating between virtual address and physical address, the MMU (Memory Manage-
ment Unit) is integrated into the hardware. It caches the user-created address translation table information
in another kind of cache called TLB (Translation Lookaside Buer). When the virtual address is translated
for the rst time, physical address is computed and stored in TLB, so that further references to the same
linear address can be quickly translated.
All the translation we talked above is just necessary for user process address. Because all memory address
can be accessed directly by the OS kernel, so the translation in kernel is very simpler than that in user space.
In Linux kernel, the virtual address is just the sum of a xed value and the physical address. So we can get
physical address easily by subtracting that xed value.
3.2 Linux Memory Management
Linux is an open source UNIX-like computer operating system widely used in the world, especially on servers
and other big iron systems such as mainframe computers and supercomputers. In recent years, it is also
accepted by desktop users as their primary OS. Embedded systems choose it as general purpose operating
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Figure 3.3: Page data structure
system to solve various problems. Recently it is reported that Ubuntu Linux will become a new smart phone
OS. Because of its high performance and its popularity, we chose Linux as our GPOS experiment target.
In the following chapters, we will focus on 32 bit Linux kernel to introduce our research.
3.2.1 Page Frame
In most cases, memory in a machine is contiguous, which means that its physical address spreads from 0
to its max size, and no holes exists. Then we can call the memory "at", or "contiguous". The physical
memory is divided into page size (e.g. 4KB) by kernel and each page is called a page frame. As introduced
in previous sections, the PTE entry records the page address and some ags, but that is not enough. Not
only the page access permissions should be record, but also whether the page is anonymous page or le
mapped page, whether is page is locked, how many processes are using this page. As a result, another data
structure called "page descriptor" is created to record all these information. Because memory is at, the
page descriptors will form an array, mapping to each page frame. The gure 3.3 will show us how the page
structure works.
As described in gure 3.3, page descriptor array stays in OS kernel, each element in array maps to its
corresponding page frame. If the page frame has been allocated, the members in page descriptor will be
modied to show that this page is being used. The relationship between page descriptor and page frame is
very simple: to get the index of the corresponding element in array, just right shift 12 bits of the page frame
physical address. For example, the 3rd page frame physical address is 0x000002000, then the element index
will be 0x00002000  12 = 2. The index in page descriptor is also called "Page Frame Number".
3.2.2 User process address space
In SuperH Linux, the virtual address in user space is from 0 to 0x7c000000 (less than 2GB). Linux kernel
manages user space by means of some data structures below.
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Figure 3.4: Memory descriptor and memory regions in SuperH Linux kernel
Memory region
Although 2GB memory space is prepared for user process, not all of them can be used directly without kernel
allocation. So when a process wants to use a piece of memory, it send requests to kernel, and kernel will
establish a data structure called Memory region to it. Memory region tells the process which area is valid
to use. Beyond this area, process access will raise error which is known as "Segment Fault" error. Members
in memory region structure records the start and end virtual address in this scope, also the page properties
under this scope. So all the pages in one memory region will have the same property and permission.
Memory regions can be merged into one region only if these regions are contiguous and have the same
properties. Conversely, one memory region can be split into several small ones when it is necessary. All
regions are grouped together by linking themselves.
Memory descriptor
Only one memory descriptor data structure exists in one process, which contains many important memory
information about its process. It has a pointer pointing to the head of the memory region lists. Besides, it
records start and end address of this process, break pointer,2 stack, context location, number of page frames
allocated to this process, etc.
Figure ?? will describe how memory descriptor and memory regions are organized to record the memory
information in a process.
3.2.3 NUMA and non-contiguous Memory
Until now, the memory we introduced are assumed to be only one memory which is at and contiguous,
discarding the cache memory. But in real world, access time for dierent memory locations from a given
2Break pointer is used for heap allocation
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Figure 3.5: A typical NUMA architecture
CPU may vary, for example, memory of dierent models may exist in a machine, working together. In order
to solve this problem, Linux kernel supports the NUMA (Non-Uniform Memory Access) memory model, in
which the physical memory is partitioned in several nodes. In each node, the CPU access time will be the
same. However, two dierent CPU may cost dierent time to access the same node, so every CPU needs to
try its best to determine which node will be the best to store its data. Figure 3.5 shows a typical NUMA
architecture.
In Figure 3.5, access time of Memory 0 and Memory 1 from CPU0 will be dierent because CPU0 needs
more time to cross the bridge between CPU0 and CPU1. Moreover, even on one CPU chip, the access time
of Memory 0 and on-chip memory 0 will be dierent. To make the system ecient, some nodes should be
established, for example, Memory 0 to 3 will form four nodes for each CPU, and all CPUs will prefer to the
closest node to read and store data.
We did not make the on-chip memory (Scratch-Pad Memory) as NUMA nodes because of their small
size. Normally, a node needs to store a lot information about itself. If we put node information into SPM,
then there is nearly no space left to use for processes. To avoid the memory waste, we can not trade the
SPM and main memory as NUMA model.
Another reason is that we also do not want the Buddy System manages these SPM. We have implemented
another simple allocator for them.
Non-contiguous memory is another kind of NUMA. A typical non-contiguous memory may have same
access time from a CPU but some holes exist in the memory which cannot be used by kernel. Because
memory descriptor array maps to page frames one by one in order, so if some page frames cannot be used,
the elements in memory descriptor array will not be necessary any more.
If the gap between two physical memory address is wide, and the memory descriptor array still stays in
one-dimension, then there would be much wastes exist which is not allowed in Linux kernel. In order to
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handle this problem, contiguous memory can be seen as one "node", while each node is mapped to a memory
descriptor array. In non-contiguous memory model, address conversion and page mapping rules is a little
more complex than that in at memory.
In our research, SPM and main memory are considered as a model between NUMA and non-contiguous
memory. The details will be introduced in Chapter 4.
3.2.4 Zone
Regardless of which memory model is in Linux, every node can be split into several zones. Zones appeared
because of hardware constraints that may limit the way page frames can be used. Usually, a node is divided
into 3 zones: DMA zone, normal zone and high memory zone3. In node descriptor structure, besides zone
information, other information like memory descriptor array head, page number in this node, node id are
also recored.
Zone descriptor structure contains much information that the kernel use them for ecient memory
management. For example, high and low watermark of pages are set to tell the kernel whether the free
pages are running out, active and inactive lists organize the pages for page swap algorithm, etc. Kernel will
allocate pages from zones depending on the needs.
We will not go deeper in zone section because SPM in our research did not use any zone data structures.
3.2.5 Page fault exception Handling
In Linux, many actions of kernel will be deferred until it can not delay anymore. This strategy saves many
resources like physical page frames, or the execution time. Similarly, after a process requested for some new
pages, it only gets a new memory region from OS kernel, but corresponding physical page frames are not
allocated until the process acturally use them. Once the process reads from or writes data to the new virtual
address for the rst time, a page fault exception will be thrown out, and exception handler will solve this
exception.
1. First the handler will check whether the address is valid, and whether all the exception handling prepa-
ration is done.The corresponding memory region will be found out if exists.
2. If the address is in memory region, which means the address is inside the process address space, handler
will check wether the corresponding page is present. Meanwhile, GDT, PUD, PMD, PTE entry will
be allocated if the address is valid.4 If page is not present and PTE is none, the handler will know
that the page frame is not allocated and no mapping established.
3. If no mapping has established in this page, handler will pick one from the 3 functions (do anonymous page,
do le page, do no page) to allocate a page frame according to which type the page is, set PTE with
page frame number and page ags. This allocation strategy is also called "Demand Paging".
4. If page does not present in memory but PTE is set, then the kernel knows the this page mapping has
been established but swapped out from the memory. In this situation, what the kernel needs to do is
just swap that page into memory by calling do swap page function.
5. Another strategy called "Copy On Write" will be used by the kernel use to allocate a page frame when
the page presents in memory but still page fault exception occurs. Usually, when a child process is
created by the parent process, not all memory pages will be duplicated from its parent because of high
time consuming, so the child process is sharing all the pages that belong to its parent. When the child
writes data into these pages, page frame allocation is done by calling function do wp page. Similar to
"Demand Paging", new page frame allocation is also postponed until the kernel has to do so.
3In SuperH Linux, only DMA zone exists
4In SuperH architecture, PUD and PMD are not exist
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6. After page frame allocated, page reference count increments, establish page reverse mapping, and put
PTE into TLB. Until now, the page mapping established.
3.2.6 Memory management in booting time
When Linux is booted, the kernel needs a strategy to manage all main memory immediately for memory
allocation is required, and kernel should allocate free contiguous memory following the previous used memory
without any holes to make sure the kernel keeping tight.
So the kernel establishes a bitmap mapping to all of the memory, used page is marked 1 while unused
page is marked 0. After the system booting nishes and the Buddy System5 begins to work, this bitmap
and relate data structure will be destroyed. A typical usage of this strategy is the memory allocation for
page descriptor array described above.
3.2.7 Memory management after booting time
The Buddy System is an ecient memory allocation strategy for allocating groups of contiguous memory
and avoiding external fragments. All free page frames are grouped into 11 lists of blocks that contain groups
of 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, and 1024 contiguous page frames, respectively (they are also called
order 0 list, order 1 list ... order 10 list). When the kernel needs to allocate a chunk of pages, say 2n, it
will nd the free pages in the same order n list. If such a free page chunk is found, then just pick it out
from the free list to use, but if not, the kernel will nd free pages in n+1 order list, n+2 order list ... until
it nd such a block. Then it splits the current free block into 2 parts, one for use, and another will be split
further properly in order to link to the lower order free lists. Because our implementation did not use Buddy
System, so we will not introduce it further.
3.2.8 System call
Linux kernel provides dozens of system calls to user process, for the process may need to do some work that
only the kernel can do, for example, read from or write to a le, create a new process, enlarge the heap
size of a process, allocate a piece of memory, etc. Most drivers will also use them to manage the peripheral
devices, add the support to the kernel. So the system calls are important to make the Linux keep compatible
to outside devices. A simple system call work ow is shown in gure 3.6.
When user calls a system call, the system call handler will be called by a system call wrapper routine
with a system call number and other parameter passed. The handler rst protects the context of current
process by saving the contents of most registers in the Kernel Mode stack and nd out the system call service
routine entry in an entry list. Then the handler invokes the corresponding system call service routine to
execute the functions in kernel to do the actual work. After work nished, the system call handler recovers
the context data in kernel mode stack and CPU switches back to user mode.
To add a new system call into the existing Linux kernel, we just need to get a unique system call number
and add a new system call entry into the entry list. Then add system call wrapper routine into the user
program, and a function which does the actual work into the kernel.
5will be introduced in next section
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Figure 3.6: System call work ow
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Chapter 4
Design
In this chapter, the architecture design of the SPM library and SPM support in Linux kernel will be intro-
duced.
4.1 Architecture
SPM in our research has three special features that are dierent from the normal main memory and peripheral
device storage. One is that the SPM have very small size, usually hundreds of kilobytes, so SPM should
not be managed like the main memory. If a page is not used by process any longer, it should be released
immediately, otherwise the SPM page frame will run out very fast. Conversely, the Linux kernel uses Page
Frame Reclaiming Algorithm (PFRA) to reclaims memory page frames, thus the memory frames may not
be freed immediately unless the user gives instructions explicitly to the kernel to do so. Another "lazy"
memory management is the heap allocation, break pointer only moves forward to get more space and will
not shrink immediately. Because of this reason, we cannot use the Buddy System to manage SPM.
Another feature of SPM is that every process has its own SPM space, does not share them with each
other. So it is dierent to write a SPM support and a normal peripheral storage driver (e.g. USB disk
driver). Some mechanism should be made to check whether the address accessed belongs to its process, and
no two process can read from or write data to the same page.
In SuperH, the communication path between each CPU in physical address is called SuperHyway bus.
Each CPU has same access speed to its local SPM and the SPM on other CPUs when using physical address.
So the third feature is that we can allocate any SPM pages on any CPU.
Accessing to SPM can also go through the on-chip bus by using virtual address, it is faster than using
SuperHyway bus, but only the local SPM can be seen from this route. So another way for allocation is that
always allocate local SPM, do not use SPM on other CPUs. This constrains the size of SPM, but speeds
up the CPU access speed. To prevent process migrating from one core to another, CPU anity can be set
while spm minit() is called. In our implementation, we chose the SuperHyway bus accessing for larger SPM.
Figure 4.1 and gure 4.2 show us how a process use SPM in a multicore system in the strategy we have
introduced above.
In the rst design (gure 4.1), a process may have some SPM pages allocated from dierent CPU. for
example, process E can access SPM on CPU0 and CPU3, while process C can access SPM on CPU1, CPU2
and CPU3. Process B and Process D did not use SPM library, so they can not access any SPM. On the
other hand, the second design (gure 4.2) shows that the process can only access the local SPM on its CPU.
Process A and Process E are accessing dierent SPM pages on CPU0, while Process C can only access SPM
on CPU2.
The basic architectures in these two design are the same, so it is easy to implement them for comparison.
Because the cache memory and SPM coexist, if the data in SPM is also cached in cache memory, then
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Figure 4.1: SPM system when use all SPM
Figure 4.2: SPM system when use local SPM
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the SPM data will never be accessed and it is meaningless to use SPM. So the SPM data will not be cached
in purpose, we can access non-cacheable physical address of SPM to prevent from data caching. As a result,
the cache memory can contain more data and the whole system performance will speed up.
To make full use of SPM by user process, we need to establish the address mapping between virtual
address and physical address of SPM. Also, we need to provide some APIs for user to use. Similar to the
dynamic heap allocation strategy, which is implemented by malloc function and free function in standard C
library, the SPM system provides an allocation function and a free function.
A process can not use SPM when SPM runs out because of its small size. If there is no SPM available
for a process, then a page in main memory will be allocated to it. We can not block a process from running
because our goal in this research is to speed up the whole system performance. If a process goes sleep, then
the system throughput will be slower than the normal one.
4.2 A simple way for SPM allocation and free
There is a straight forward way to implement the SPM allocation and free mechanism:
1. Add two new system call in kernel: SPM allocation system call and SPM releasing system call.
2. SPM allocation system call will be called directly by user process, insert a new memory region (struct
vm area struct data structure, VMA for short) with requested size into the process VMA list (but the
size is in page size). The VMA will be merged if it can be attached to neighbor VMAs with same page
properties.
3. When user uses the memory address in this VMA by reading or writing things, SPM manager will
allocate a new page to kernel, decrement SPM page count, and next kernel will establish the memory
mappings between virtual address and physical page frame.
4. If user calls free SPM memory system call, the kernel just call an existing function to unmap the VMA
wherever the user want to free.
The simple SPM system is shown in gure 4.3.
4.3 Problems in the simple SPM system
As we can see clearly that the system call will be called every time when the user want a piece of SPM or
release them. However, the cost of CPU switching between Kernel Mode and User Mode is very high, so
potential overheads are added into the kernel. As a result, our work may slow down the process executing
speed in our modied kernel than that in the normal kernel.
Another overhead may exists in the kernel is the creating, merging and splitting work of the VMAs. The
Linux kernel will do it automatically to maintain a tidy vma list, but it costs time. so we need to nd a
better way to solve this problem.
4.4 An improved design of SPM system
So an improved SPM system is designed by adding an extra library out of the kernel. Generally speaking,
the whole SPM system are combined by two parts: "SPM core" in Linux kernel and "SPM library" out of
kernel. User can call SPM-related functions implemented in SPM library to allocate or free a piece of SPM
memory. The system calls will be called only when it is necessary.
In SPM library, a new API called "spm minit" is added to do some initialization and tell the system that
this process will use the SPM memory later. In this function, a piece of VMA with total SPM memory size
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Figure 4.3: A simple design of SPM system
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Figure 4.4: A improved design of SPM system
will be allocated at one time, also, a alloc list and a free list will be created to maintain the allocated SPM
virtual address areas and free areas in SPM library. So instead of creating, merging, deleting or splitting
VMAs every time the user manipulates SPM, we just create one VMA previously, manage the available and
unavailable memory address outside of kernel.
The alloc list and free list mentioned above are two linked lists with address range nodes. A node is a
data structure which records the start address and the size of the address range. After initialization, the
alloc list contains nothing while the free list contains only one node, telling that the whole SPM virtual
address is available to use. When the user process calls SPM allocation API with parameter s, the SPM
library will nd a free space of size s in its free list. If such a space exist, then split this area from the free
list and insert it into the alloc list as a node in ascending order ( by sorting the start address eld ). The
insertion algorithm is simple, it just compares the node start address to be inserted with each node start
address in alloc list from head to tail and inserts it into the proper position. Although the insertion time is
O(n), the list will not have so many nodes so the ecient will not bad. All the nodes in alloc list will not
be merged even if their address are contiguous, because we need to record each node size for free in future.
When user calls SPM free API with parameter addr, the SPM library will move the node with start
address addr from the alloc list directly to the free list, and merge it with its neighbor nodes if possible.
Once the SPM free API is called, the SPM library will check whether the corresponding page frame is not
used any longer, if such a page frame exist, the SPM free system call will be invoked to ummap the page
frame from the VMA. As a result, the costs of system calls are reduced, the system calls will be only called
by initialization API at rst and memory free API when page frames are ready to be released.
The improved system architecture will be showed in gure 4.4, and gure 4.5 shows how the alloc list
and free list works.
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Figure 4.5: Node moving between alloc list and free list
4.4.1 The APIs of SPM library
The SPM library provides some APIs listed in table 4.2 to use. The spm minit() should be invoked rst if
the user want to use SPM. spm malloc() function will allocate a piece of memory in SPM and return the
start address of it. Parameter size tells the API how large SPM memory space the user want to use. If the
SPM memory will not be used any longer, user should call spm mfree() to release the SPM because SPM is
precious recourse in the system. Parameter addr tells the API which memory space will be freed.
void spm minit()
Initialize the SPM support if user want to use.
User must call it rst before use other APIs
unsigned long spm malloc(int size)
allocate SPM memory space in size size
and return the start address
void spm mfree(unsigned long addr)
free the memory space starts from addr allocated
by spm malloc() function
Table 4.1: APIs in SPM library
Figure 4.6 is a simple program written in C code, showing how these APIs are used to do some work in
SPM. Although this sample program just sets a two-dimension array elements and displays them, the whole
work ow of SPM APIs are well described to tell how a user can use them.
These APIs are similar to some functions in standard C library like malloc() and free() function, user
can use APIs the same way as those C library functions. The only dierent between them is that the APIs
allocate SPM to user, while the C library function allocate main memory space to user.
4.4.2 New system calls
As described above, "SPM core" in Linux kernel communicates with "SPM library" outside by two new
system calls: sys spm init() and sys spm free(addr, size).
20
Figure 4.6: Sample code using SPM library APIs
unsigned long sys spm init()
Initialize SPM function in kernel.
Allocate a VMA and return its start address
void sys spm free(unsigned long addr, int size)
Release page frames mapped to
virtual address region starts from addr.
size tells how many page frames will be freed.
Table 4.2: APIs in SPM library
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4.4.3 Memory allocation strategy
If all SPM page frames run out when new allocation request coming, we will not block the requesting process.
Instead, the normal memory will be allocated to it in order to maximize the performance. So when a process
requests a piece of SPM
1. If found such memory area in free list in SPM library, page fault exception will occur, and the exception
handler will:
allocate a SPM page frame if possible, or
allocate a normal page frame in high memory.
2. If there is no enough space in free list, then directly allocate a piece of normal memory by using malloc
function in standard C library.
Only the SPM page frames will be reclaimed by SPM manager, while the other page frames will be
reclaimed by the Linux kernel.
When process exit, all page frames will be released by the Page Frame Reclaiming Algorithm (PFRA),
including the SPM page frames.
4.5 Defects of the improved design
There are some defects exist in the improved SPM system, because we ignored some details instead to speed
up the system performance.
As we can see in SPM library, user can access any virtual address of the SPM VMA allocated by
spm minit() function without checking whether the accessed address is in alloc list. This is same to malloc()
function in standard C library, but such a defect will not bring any secure problems. Instead, potential
wastes of SPM may exists if user do not use SPM by our rules. Further more, the security is not our concern
in this research.
Another defects is that we do not give any assurance on whether the SPM page frames are contiguous
or not, because the SPM page frames are managed by SPM manager instead of Buddy System. A process
performance may get slower when using discontiguous pages, but the SPM memory size is so small that it
is not necessary to do such extra work.
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Chapter 5
Implementation
5.1 Conguration switch
In Linux kernel, a new cong switch is added which is called "CONFIG RP1 USE SPM", it depends on
the system cong that this option will appear only when the system type is "RP1 and RP1 board". If we
switch CONFIG RP1 USE SPM o, then the Linux kernel will be complied without SPM support as the
standard version. To turn on this option, "menucong"1 tool will help. It provides an easy way for kernel
conguration by popping up a graphical window to the developer.
5.2 SPM memory management inside of kernel
5.2.1 SPM manager initialization
When kernel is booting CPUs, the SPM manager will also be initialized no matter whether the SPM will be
used or not. SPM manager will collects SPM page frames on a CPU, and links them together in a free page
list of the CPU, set free page count. Each page in free page list will be lled with 0. After initialization, a
free page list will get ready on each CPU.
Data structure spm kmem[4] will save all these information for SPM manager to use. the eld freelist is
pointing to all the free SPM link list, and free pages will record how many free pages remain in this list.
5.2.2 Page structure array for SPM
Page structure arrays should be created to record the page states before being used, each element in array
corresponds to a page frame. Because the original Linux kernel does not support SPM, so we need also
create such page structures like main memory if we want map SPM the user memory space.
Here we used a new memory model that is between NUMA memory model and dis-contiguous memory
model in Linux. Besides the original node in Linux which is used for main memory, four extra nodes are
added for SPM2. These nodes are similar to the nodes on NUMA, but not the same. On NUMA, all nodes are
managed by Buddy System, the node memory information are recorded in its own node, and kernel will pick
page fames from one of all nodes by some rules when page allocation happens. Conversely in our research,
Linux kernel remains managing the main memory only, while the SPM are managed by SPM manager.
The only purpose of adding new nodes is for creating page structure arrays and easy page frame / page
structure exchanging. In the new nodes, no zone information exists but SPM information like starting
address, size and page structure array address. The original kernel only has one page structure array, so
1menucong is a tool in Linux kernel which helps conguring the whole system. It runs by typing "make menucong" in
command line
2because there are four CPUs in RP1 board that we use for the experiment, each CPU has a 128KB size SPM
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Figure 5.1: The relationship between page structures and memory in SPM system
nding the corresponding page structure by page frame address or other exchanging work like this will be
very easy, but not if SPM is used. In our system, the physical address of SPM on each CPU and address of
main memory are not contiguous, there are some holes exist among them.
These new nodes will tell the kernel how many page structures are needed. We use bootmem allocator
to allocate four more arrays follows the page structure array of main memory, and save the head address
of each array into nodes. As we described in previous chapter, the bootmem allocator is a simple allocator
which is used to allocate contiguous memory before Buddy System established. The relationship between
page structure arrays and memory are shown in gure 5.1.
After the page structure arrays are prepared, they will be initialized by the kernel:
1. Set 0 to the zone number of the page, because we do not use any zone.
2. Set page reference counter " count" as 0.
3. Reset page map count which is used for reverse mapping.
5.2.3 New relationship of page address and page structure
The relationship in original system is very simple, for the memory address and page data structure are
linear, so if we want nd the page structure, just add the oset of the page to the page structure array head
address. The oset is same to the page id, which can be get by right shifting 12bits of physical address.
In the new system, we need to modify many basic macros and functions to establish the new relations.
To nd the page structure of a page frame, rst we need to know the node id of it by comparing the page
frame address to the max and min address in each node. After that, we can get the page number in that
node by dividing the page frame oset with page size. Finally, add the page number to the page structure
array head address, we can get the exact page structure of that page. The code in C language would be as
follows:
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1 #define pfn_to_nid(pfn) \
2 ({ \
3 int nid; \
4 for (nid = 0; nid < (MAX_NUMNODES + NR_CPUS ); nid++) \
5 if (pfn >= node_start_pfn(nid) && pfn < node_end_pfn(nid)) \
6 break; \
7 nid; \
8 })
9 #define arch_pfn_to_nid(pfn) pfn_to_nid(pfn)
10 #define arch_local_page_offset(pfn , nid) ((pfn) - NODE_DATA(nid)->
node_start_pfn)
11 #define pfn_to_page(pfn) \
12 ({ \
13 unsigned long __nid = arch_pfn_to_nid(pfn); \
14 (struct page*) NODE_DATA(__nid)->node_mem_map + arch_local_page_offset(
pfn , __nid );\
15 })
Other relation computing would be similar as we described above.
5.2.4 Memory region modication
A new ag call spm info is added into the memory region structure (struct vm area struct, VMA for short)
to tell the kernel that whether the VMA belongs to SPM or ordinary memory. In memory allocation and
releasing steps, the kernel will check this ag, and perform dierent actions.
5.2.5 Page frame allocation in kernel
When user try to access the virtual address that is prepared for SPM after spm minit() is called, page
fault exception will occur because the mappings between page frame and VMA are not established yet. As
described in previous chapters, the kernel will use On Demand Paging strategy to allocate a page frame to
the user. So when the kernel is trying to get a page frame, the system will check whether the requesting
VMA is a SPM VMA by checking the spm info ag, if it is, then call the SPM manager function to allocate
a SPM page. If SPM pages run out, then call the kernel page allocating function to allocate a page in
high memory as usual. If it is a normal VMA, then just do the same as the original kernel does. All these
works are completed in function do anonymous page and do wp page. The SPM pages will all be used as
anonymous pages, which means the pages are not allocated for le mapping. Moreover, the SPM pages will
all be set as readable and writable. When a page is allocated, the reference counter will be incremented by
1.
One point in page allocation is that the SPM pages will not be added into active and inactive lists in
kernel, which tells the kernel which page is new (recently used) and which is not. kernel will use LRU
algorithm to pick the old pages out when page swapping happens.
5.2.6 Page frame releasing in kernel
The SPM page frame releasing in kernel is simple. The system call sys spm free() will receive two parameters:
virtual page address in VMA and length. The length will be greater than a page size only if the two or more
pages to be released are contiguous in VMA. By calling the function unmap spm region() which is similar
to the existing function unman region(), the corresponding page frames will be unmapped from the VMA,
and reclaimed by SPM manager, But the VMA itself will not be destroyed for further use.
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Some modication is need in page reclaiming function that we should know the released page belongs to
which nodes. If it is in node 0, then the kernel will retrieve it by the original method, by which the page
in main memory will be considered as a "hot page", put back to a page pool for quick allocation in future.
However, if the page belongs to the node greater than 0, then the page is a SPM page, and SPM manager
will get it.
When the program exits, all pages related to this process will be reclaimed by the kernel, SPM pages
go back to SPM manager free list, and normal pages go back to Buddy System. This work is done by the
reverse mapping mechanism, which is used to group all the related pages together.
5.3 Memory management outside of kernel
5.3.1 Memory initialization in SPM library outside of kernel
In this function, system call sys spm init() will be called to allocate a VMA that maps all SPM, and return
the rst address of VMA to SPM library. From then on, the SPM virtual memory will be allocated in the
range from this starting address to the max address of SPM. So this function must be called if a user want
to use SPM. Another work in this function is to initialize the alloc list and free list in SPM library, which
will be discussed later.
5.3.2 Memory allocation in SPM library outside of kernel
Not all memory allocation and releasing will be done in kernel when a user requests, many of them is managed
in SPM library outside of kernel in order to reduce the times of system call invocation as we described before.
In SPM library, a alloc list and a free list are maintained to do such a job. The data structure are shown
below:
1 struct vma_spm_range {
2 unsigned long start;
3 unsigned long size;
4 struct list_head node;
5 };
6 struct spm_info_struct {
7 struct list_head alloc_head;
8 struct list_head free_head;
9 short is_spm_init;
10 };
11 short spm\_page\_list[SPM_MAX_PAGE_ALL ];
The structure vma spm range is a node recording the start address and the length of a piece of memory
area in VMA. All nodes are linked by struct list head, which is a double linked pointer used in Linux kernel.
There are some basic manipulation such as list add(), list del(), list for each node() dened in our SPM
library to control these nodes. Allocated memory nodes are grouped in alloc head, while free memory nodes
are grouped in free head.
The array spm page list is used to record the reference count in SPM library, because memory area may
be allocated in the same page. When user free an area, other areas may use the same page, so the free
system call should not be called in such situation. When a new memory area is allocated, a node will be
split from free list and inserted into alloc list by ascending order, and the corresponding page reference count
in spm page list will be incremented.
The nodes in alloc list will never be merged. If there are no available memory area in VMA to be allocate,
the SPM library will simply use malloc() function dened in standard C library to allocate a piece of memory
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in kernel heap.
5.3.3 Memory releasing in SPM library outside of kernel
Conversely, a node will be removed from alloc list and inserted into free list when user frees a piece of
memory, and page reference count will be decremented by 1. Because every node records the length of each
area, so the memory size will be exactly the same as they are allocated. Once the page reference count
becomes to 0, which means no memory are used in this page, then the system call sys spm free() will be
called to free the corresponding page frames.
The released node will be merged to its neighbor nodes as one node when it is inserted into free list by
ascending order if their addresses are contiguous. The merge is necessary because we need to reuse this area
in the future.
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Chapter 6
Evaluation
In this Chapter, we evaluated the system introduced in Chapter chap:design and Chapter chap:imple. The
evaluation is divided in three steps, the following sections will show how the system works in these three
steps.
6.1 Environment
board RP1 and RP1 base board1
CPU 400MHz SH4A core x 4
SPM 128KB U memory x 4
OS Linux 2.6.16 ported for SH Serials
Table 6.1: Environment
Because the RP1 cannot be manipulated directly and no hard disk connected, we connect it with Minicom
software which transferring data from USB port for input / output, use ethernet remote operation by DHCP
and NFS and login with ssh connection.
6.2 Access speed of SPM and cache
First, the access speed from a CPU to all SPM and to main memory is measured. After each CPU booted,
a statement like a[i] = 1 is executed. The clock cycles shows how much time the CPU use to access SPM on
dierent CPUs.
1. SPM is non-cacheable, we executed statement numbers from 1 6 by CPU 0. One statement does not
equal to one instruction in assembly language, the instruction number depends on the compiler. The
number in table is the clock cycles used by CPU.
Statement SPM0 SPM1 SPM2 SPM3 Memory
1 times 32 32 32 32 94
2 times 36 36 36 36 108
3 times 42 40 40 40 108
4 times 50 46 46 46 110
Table 6.2: One statement access speed to non-cacheable SPM and Memory
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2. SPM is cacheable. Other conditions are the same as above.
Statement SPM0 SPM1 SPM2 SPM3 Memory
1 times 64 56 56 56 94
2 times 66 58 58 58 108
3 times 66 58 58 58 108
4 times 68 60 60 60 110
Table 6.3: One statement access speed to cacheable SPM and Memory
3. We read and write all SPM memory in both cacheable and non-cacheable condition and the same size
of main memory in Integer unit, by executing a[i] = 1; a[i] = a[i] + 1;.
SPM0 SPM1 SPM2 SPM3 Memory
non-cacheable 491680 786464 786464 786464 1008760
cacheable 491680 491648 491648 491648 491648
Table 6.4: Read and Write full SPM and Memory
6.3 Martix Multiplication
The application we prepared is a simple program that computing two matrix and save the result into the
third. Each matrix has 10000 elements (100x100) in Integer type. Program uses malloc and free function
dened in standard C library to allocate Main memory and free them, while uses spm malloc and spm mfree
function in our system to allocate SPM memory and free them.
6.3.1 1 process running on CPU0
The following table and diagram show the average execution time (in seconds) in dierent condition. We
execute the multiplication algorithm in 10 times, 30 times, 50 times respectively. The "all" in table and
diagram means the time we measured also includes the malloc, free, spm minit, spm malloc and spm mfree
execution time, which also can be considered as the whole main function execution time.
data size avg (sec) memory
avg (sec) SPM
non-cacheable
avg (sec) SPM
cacheable
improved%
50 times 120KB 9.110432 8.528185 8.529083 6.38%
50 times all 120KB 9.086152 8.540242 8.539008 6.02%
30 times 120KB 5.479455 5.125226 5.124344 6.48%
30 times all 120KB 5.460897 5.138642 5.139803 5.88%
10 times 120KB 1.857375 1.722674 1.722577 7.26%
10 times all 120KB 1.84783 1.734076 1.734507 6.13%
Table 6.5: Matrix Multiplication executed in SPM and Memory
6.3.2 4 processes running on RP1
From the previous sub-section, we know that the whole program execution time and the computing time are
close, no much overhead added into the SPM system, so next we will measure only the algorithm computing
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Figure 6.1: Matrix Multiplication executed in SPM and Memory
30
Figure 6.2: Four Matrix Multiplication processes executed in SPM and Memory
time only, for that is the main part of time consuming. We run 4 of this program at the same time. Each
process will run on each CPU automatically. We execute the multiplication algorithm in 10 times, 30 times,
50 times respectively.
condition data size avg (sec) memory
avg(sec) SPM
non-cacheable
avg (sec) SPM
cacheable
improved%
50 times 480KB 9.145101 8.549178 8.545026 6.56%
30 times 480KB 5.56288 5.16746 5.136395 7.67%
10 times 480KB 1.857261 1.735821 1.72789 6.97%
Table 6.6: Four Matrix Multiplication processes executed in SPM and Memory
6.3.3 8 processes running on RP1
Next, we run 8 of this program simultaneously on RP1. We execute the multiplication algorithm only in 10
times, but more sample time to get the average time.
6.3.4 12 processes running on RP1
Finally, we run 12 processes on RP1, the Linux will despatch 3 processes on to each core. For more
comparison, we also changed the data type of matrix to make the data size vary, and see how the data size
eects the system performance.
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condition data size avg (sec) memory
avg(sec) SPM
non-cacheable
avg (sec) SPM
cacheable
improved%
10 times 960KB 3.837077 3.642614 3.487393 9.11%
Table 6.7: Eight Matrix Multiplication processes executed in SPM and Memory
Figure 6.3: Eight Matrix Multiplication processes executed in SPM and Memory
condition data size avg (sec) memory avg (sec) SPM cacheable improved%
12p integer 1440KB 0.58299114 0.54876315 5.87%
12p short 720KB 0.56969929 0.49145596 13.73%
12p char 360KB 0.50651053 0.46334487 8.52%
Table 6.8: 12 Matrix Multiplication processes executed in SPM and Memory
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Figure 6.4: 12 Matrix Multiplication processes executed in SPM and Memory
6.4 Results
From tables showed above, we can see that the SPM system can improve the user performance by 6% - 13%,
especially multiple process running on one CPU.
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Chapter 7
Result Analysis
In this chapter, we will analyze the results got from Chapter 6.
7.1 SPM and memory access speed
The access speed from CPU to SPM is lower than to cache. As we can see, when adding one statement in
to program, the clock cycles increase by 2 in cache(both cacheable SPM and non-cacheable), while by 4 in
SPM (non-cacheable SPM). But both cacheable SPM and non-cacheable SPM is faster than main memory.
The CPU is always maintains two buers in SPM, which is described in SH4A multiple processor manual[6].
CPU access the buer needs one cycle, but needs several cycles when hit miss. So compared to accessing to
SPM on other CPU, CPU cycles are always lager than accessing to its local SPM.
On the other hand, because we use physical address to access SPM, so the CPU will use SuperHyway bus
even to its local SPM. But CPU will use other bus to access local SPM when using virtual address(which is
not used in our system), and the speed will faster than using SuperHyway bus.
When using cacheable SPM, the SPM will also be cached in cache memory, so the access speed will be
the same to access a cache.
7.2 The performance improvement
The performance of a user process using SPM library depends on how much the SPM memory used and how
much the main memory used. Usually, a program can be divided into two parts: instructions and datas.
Putting the instructions into SPM can done by compiler, but not our system, so we cannot put program
instructions into SPM. However, we can put large data into SPM like two-dimensional array, because these
data cannot always stay in cache, so CPU can access them faster from SPM. So the multi-dimensional arrays
would be the best target put into SPM.
As we described in previous section, the access speed to SPM is slower than cache, so very frequently
accessed data should not be put into SPM. For example, loop indexers, some temporary variables in loops.
These variables are swapped out of cache hardly because of program locality, if we put them into SPM, the
program will get slower than put them in main memory.
As a result, if the data hardly stay in cache, then put them in SPM will speed up the whole system
performance. But such data just is a part of all data in a program, so we only improve the system performance
13% - 6%, despite of the faster access speed than main memory. The lesser of this type of data in a program,
the lesser improvement of our SPM system.
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7.3 Multi-tasks in SPM system
An assumption we have considered that if we use the non-cacheable SPM, then more cache will be used by the
system, so the whole system performance will get better. But actually in our result, there is little dierence
between cacheable SPM and non-cacheable SPM, even the cacheable SPM will get better performance. The
reason of this is that: 1. the cache access speed is higher than SPM, as we described above, 2. the cache is
so small that very little cache is freed up by SPM.
However, when more than one user process is running on one CPU, more cache will be used by context
switching and other work. So in such a situation, the advantage of SPM is shown. The accessing to SPM is
faster than main memory so the last experiment gets better score.
7.4 Data proper to SPM
From the Results, we can see that when cache memory is frequently ushed, the eects of SPM is larger. So
user can put data that makes cache ush into SPM. Data like multiple-dimensional arrays would be proper.
Another is the multiple process environment, frequent context-switching will use a part of cache, makes
cache miss occur.
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Chapter 8
Future Work
Compared to other related works, the performance improvement in our SPM system is limited, but we
proposed another way for using the SPM which is easy to use and understand, no other extra tools are
needed.
8.1 Better performance
In our research, we used physical address in RP1 to access all of the SPM on each CPU, which is slower than
using virtual address to access its local SPM. The trade o here is using larger space of SPM exchange faster
access speed. So in future, we can design another architecture that the CPU can only access its local SPM.
Once a process is launched, it will be xed to the CPU where it starts to use SPM. By setting its anity to
that CPU, the process cannot be migrated to other CPUs, then the execution speed may be more faster.
We will compare these two architectures and see which is better.
8.2 Contiguous memory
The page frames in SPM may be not contiguous if some pages are freed in the middle of a piece of contiguous
pages and intervals (holes) exist among the SPM on each CPU, while the main memory is managed by Buddy
System, no matter the page is allocated from the page fault exception handler or the heap in the process, the
memory will always be contiguous. In the future, we will do more work on the contiguous memory allocation
for better program performance.
8.3 Data transfer unit
Because of the small size of SPM, user can not put all data into SPM at once. In our design, if the SPM is
not sucient, the page frames in high memory or in heap will be allocated to user process, so no process is
blocked because of lack of SPM. Another design in our research is to swap the data in/out SPM by user or
even by OS kernel. The size of SPM is known by user, so the user can compute the data size and write the
remaining data into SPM after the previous data is processed. RP1 has a data transfer unit called DTU,
data transfer is controlled by it for the purpose of freeing the CPU. So we can implement some system calls
to user for data swapping.
Another way is to use DTU transfer the data by kernel, user still use our system calls to allocate memory,
the data cannot load into SPM can be stored in main memory temporally, when data processing nishes,
kernel can transfer the data into SPM for further process.
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8.4 New compiler and new reserved key words
We can provide a modied compiler for user to load data or even instructions into SPM by user's wish. User
can use new key words we provided to mark certain statements or data, and compiler will put the marked
instructions or data directly into SPM, then no address mapping or data transferring exists. Based on the
explanation in previous chapters, better performance we may get.
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Chapter 9
Conclusion
We proposed a user-oriented way to use Scratch-Pad Memory, which provides some APIs for user to put their
data in SPM for program and system performance speeding up. The result shows that SPM "expanded"
the cache memory when process contains mass heavy computing data which hardly stay in cache memory.
We expect our research gives another new way for speeding up the system performances by using SPM.
We introduced the design of our research, and did some experiments on the real machine. The results
showed that although our system has some limitations on the high speed computing, it still improves the
system performance about 6% - 13%.
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